Single-crystalline silicon (sc-Si) complementary metal-oxide-semiconductor (CMOS) circuits were fabricated on a polyethylene terephthalate (PET) substrate using meniscus force-mediated layer transfer. The introduction of a two-step tapered SiO 2 structure formed using low-dose and high-energy pillar shaping ion implantation (I/I) and self-limited SiO 2 pillar etching were crucial for obtaining a high transfer yield of 99.86% and simultaneous transfer of both n-and p-channel sc-Si islands to the PET substrate. The fabricated MOS field-effect transistors exhibited a high field effect mobility of 603 cm 2 V −1 s −1 (n) and 172 cm 2 V −1 s −1 (p), respectively. The CMOS inverters exhibited clear input/output characteristics under a supply voltage of 2.0 V, and high-speed operation of a five-stage ring oscillator (RO) with an operating frequency of 14.6 MHz was realized. Moreover, the oscillation frequency of the RO transferred onto the PET was 3.5 times that of the non-transferred RO owing to the reduction in the parasitic capacitance.
I. INTRODUCTION
One of the most crucial issues regarding flexible, bendable, and stretchable electronics such as displays, sensors, and wireless communications is the fabrication of complementary metal-oxide semiconductor (CMOS) devices on any type of substrate. Various oxide and organic materials such as indium-gallium-zinc-oxide-SnOx, carbon nanotubes, and PDVT-10 have been investigated for fabricating a metaloxide semiconductor field-effect transistor (MOSFET) channel [1] - [9] . However, the performances of CMOS circuits fabricated with the aforementioned materials are poor because of the unbalanced mobilities of n-and p-channel MOSFETs. From the viewpoints of operation speed, reliability, and monolithic integration, single-crystalline silicon (sc-Si) CMOS has several advantages over other materials. However, the fabrication process of sc-Si MOSFETs requires high temperature (approximately 1000 • C), and thus the sc-Si CMOS circuit integration on a plastic substrate is a technical issue. To solve this problem, layer transfer approaches such as a controlled spalling technique using the lateral cleavage of a silicon wafer, laser lift off (LLO) technology, and adhesion layer mediated layer transfer (ALT) technology have been proposed [10] - [20] . In LLO technology, an excimer laser is used to separate the device region from the carrier substrate. However, high-thermostability substrates such as polyamide and polyether sulfone are generally used to withstand the high temperature process [10] , [11] , [21] , [22] . In ALT technology, adhesive layers such as polydimethylsiloxane, fluoropolymer, SU-8, and so on are used as a transfer tool for a micro-Si membrane or to pattern sc-Si islands onto the SOI wafer from a template wafer to the host wafer.
Recently, we proposed a water-induced meniscus forcemediated layer transfer (MLT) technique. The MLT technique enables the direct transfer of sc-Si islands onto the SOI wafer, which are supported by SiO 2 pillars formed by buried-oxide (BOX) layer etching, to polyethylene terephthalate (PET) or glass substrates without requiring adhesive layer mediation at a process temperature below 130 • C [23]- [26] . Strong adhesion between the transferred sc-Si island and the PET substrate was obtained by the Si-O-C bonds that are induced by dehydrogenative condensation and by the glass phase transition of the PET substrate [27] . As the result, no-peeling of the sc-Si islands on the PET substrate was achieved during the tape test [23] . However, the monolithic integration of CMOS circuits has not been realized using the simultaneous MLT of sc-Si islands owing to a low transfer yield and differences in the SiO 2 pillar shapes. Improvement of the transfer yield and uniform SiO 2 pillar formation are the solutions to the above problems. In this work, an investigation is performed for realizing a low-dose high-energy ion implantation (I/I) to control the shape of the SiO 2 pillars and to obtain a self-limited etching of the BOX layer for a high-transfer yield. The simultaneous MLT for sc-Si CMOS integration and the operation of CMOS circuits on a PET substrate are demonstrated.
II. DEVICE FABRICATION
The schematic of the MLT and sc-Si CMOS fabrication process on a PET substrate is presented in Fig. 1 . To form a "mid-air cavity," the SOI wafers of the sc-Si layer (p-type (100), 8-20 cm, 80-nm-thick) on the BOX layer were patterned into a dog-bone shape ( Fig. 1(a) ). After the I/I of the channels, and source and drain (S/D) regions, and the impurities activation at 1000 • C, 300-nm square electron beam resist dots were formed at the cross-points of the sc-Si islands to achieve self-limited etching ( Fig. 1(c) ). Then, low-dose and high-energy acceleration I/I was performed to create uniformly shaped SiO 2 pillars ( Fig. 1(d) ). Following the I/I process, a 400-nm-thick BOX layer was isotropically etched using 25% hydrofluoric (HF) acid at 30 • C with the patterned SOI layer acting as a mask for the mid-air-cavity formation ( Fig. 1(e) ). Next, conformal thermal oxidation of the sc-Si islands was performed in dry oxygen at 1000 • C to form an 11-nm thick SiO 2 layer ( Fig. 1(f) ). The top oxide layer serves as a barrier against contamination from the PET substrate, and the bottom oxide layer is used as the gate insulator of the MOSFETs. Prior to the MLT, the PET substrate was annealed at 130 • C for 10 min to suppress thermal expansion and shrinkage during the MOSFET fabrication process. The oxidized sc-Si islands and counter PET substrate were in close face-to-face contact with the pure-water filling, and the sample was heated on a hot plate at 80 • C for 10 min ( Fig. 1(g) ). Once the filling water was evaporated, the sc-Si islands were transferred to the PET substrate by the resulting meniscus force. After the MLT, the opening of the contact holes and the formation of the gate, source, and drain electrodes were processed by wet etching and aluminum evaporation ( Fig. 1(h) ), respectively. The maximum process temperature after the MLT was 130 • C during the post-bake lithography. 
III. RESULTS AND DISCUSSION

A. CONTROL OF SIO 2 PILLAR SHAPE FOR SIMULTANEOUS MLT
To achieve the simultaneous transfer of both the n-and p-channels sc-Si islands, realizing a low-dose and highenergy I/I process ( Fig. 1(d) ) is important. The BOX layer of the non-I/I sample was etched using HF isotropic etching, and hourglass-shaped SiO 2 pillars were formed, as shown in Fig. 2(a) . The tapered side-wall structure of an SiO 2 pillar, as shown in Fig. 2(b) , was formed by the conventional phosphorus I/I (P + : 1 × 10 15 cm −2 , 50 keV) for the formation of the n-channels S/D with a concentration peak at the SOI/BOX layer interface, which increases the etching rate of the upper BOX layer [28] . However, controlling the pillar shape for p-channel sc-Si islands is more difficult owing to the varying I/I conditions. Furthermore, high-dosage I/I induced amorphization of the sc-Si island layer. Thus, low-dose high-energy pillar shaping I/I-defined as pillar shaping implantation (PSI)-was introduced. For the PSI, we focused on the relationship between the acceleration energy and SOI/BOX layer damage to reduce the formation of defects in the sc-Si islands layer and thus induce a uniform SiO 2 -pillar-formation condition. The scattering cross section δ(θ ) of the implanted ions in the target lattice is given by
where E is the energy of the implanted ions, Z 1 and Z 2 are the atomic numbers of the implanted ion and target atom, respectively, θ is the scattering angle of the implanted ions, and e is the elementary charge. δ(θ ) is inversely proportional to the square of the ion energy, which indicates that the scattering is suppressed by implanting the ions at high energy.
By increasing the acceleration energy, the implanted ions pass through the SOI layer, and the BOX layer is damaged more preferentially. Therefore, we employed P ion implantation instead of As or Sb ions during the PSI to minimalize the cross section and thus reduce the sc-Si layer damage. The total vacancies in the SOI/BOX layers were estimated using an ion stopping and range matter simulation [29] . Figure 3 shows the simulation results of the vacancies distribution after P + implantation with respect to dosage and acceleration energy. As compared to I/I condition of 1×10 14 cm −2 and 50 keV P + , the total number of vacancies in the SOI layer decreased by 23% for 90 keV and 30% for 130 keV, while it was markedly increased in the BOX layer by 5 times for 90 keV and by 9 times for 130 keV. These results indicate that a low-dose and high-energy acceleration I/I of 1 × 10 14 cm −2 and 130 keV reduces the SOI damage. As a result, the PSI was performed independently from other I/I processes and uniform two-step tapered side-wall structured SiO 2 pillars were formed with 1/10th of the dosage, as shown in Fig. 2(c) . Therefore, this PSI process achieved the simultaneous transfer of both n-and p-channel sc-Si islands for the first time.
B. SELF-LIMITED ETCHING I/I
Uniform extra-fine, tapered-shape SiO 2 pillars are required to obtain a high-transfer yield. Thus, self-limited etching I/I was introduced to determine the SiO 2 pillar positions VOLUME 7, 2019 945 precisely and to stop the etching automatically, as shown in Fig. 1(e) . The etching stop condition was induced by the slow etching rate of the BOX layer underneath the dots that were protected from damage during ion implantation. The experimental results clearly demonstrate the self-limited etching behaviors, as presented in Fig. 4(a) . Etching rate (R etch ) was 45 nm s −1 initially, and then decreased to 2 nm s −1 when the etchant reached beneath the dot position. As a result, variations in the pillar shapes were completely eliminated owing to the self-etching, and the process window for the etch stop time was increased from 3 s to 33 s owing to the introduction of the self-limited etching. A high transfer yield of 99.86% (5792/5800 patterns) was achieved with the implementation of the self-limited etching I/I process.
C. MOSFETS AND CIRCUIT FABRICATION
The introduction of the aforementioned PSI process and self-limited etching, resulted in a simultaneous MLT for both n-and p-channels with a high-transfer yield and sc-Si CMOS fabrication on a PET substrate, as shown in Fig. 1(h) . The obtained I d -V g and I d -V d characteristics of the n-and p-channel MOSFETs are shown in Fig. 5 . The fabricated MOSFETs exhibited very high field effect mobilities (µ FE ) of 603 cm 2 V −1 s −1 (n) and 172 cm 2 V −1 s −1 (p) and low subthreshold swings (S factors) of 75.3 mV/dec (n) and 72.0 mV/dec (p), respectively. These mobility values were higher than our conventional non-PSI process. Therefore, the results indicate that the defects generation was effectively suppressed by the PSI process. The devices had an on/off ratio of greater than 10 7 (at V d = 0.1 V) with a low off current (<10 −13 A). Furthermore, a 6% enhancement and a 4% decline of electron mobility under tensile strain and the compressive strain were obtained, respectively, as shown oscillator (RO), as shown in Fig. 7 . High-speed operation of 14.6 MHz was achieved on the PET. The oscillation frequencies of the five-stage ROs fabricated on PET and SOI wafers were compared: the oscillation frequency of the transferred RO on PET is approximately 3.5 times higher than that of the non-transferred RO on the SOI wafer, as shown in Fig. 8 . This difference occurs because of the reduced parasitic capacitance in the case of the RO on PET.
IV. CONCLUSION
The PSI and self-limited etching were crucial to achieve the simultaneous MLT, high-transfer yield, and sc-Si CMOS fabrication on the PET substrate. By introducing the new process, a 99.86% transfer yield and simultaneous MLT were achieved; however, a 100% transfer yield was not achieved. In our current investigation, failure of transfer of some sc-Si islands could be attributed to a reduction of the meniscus force needed to pull sc-Si islands to the PET substrate from SOI due to surface asperity of oligomer precipitates on the PET surface after 130 • C annealing. By solving this problem, our proposed method is expected to reach 100% of transfer yield. The MLT technique is quite effective for the fabrication of high-speed sc-Si CMOS circuits on a flexible substrate at a low temperature, and sc-Si CMOS technology on flexible substrates has great potential for applications in flexible electronics based on the heterogeneous integration of oxides, organic materials, sc-Si, and other materials.
